Abstract-Optimization of a LDD doping profile to enhance hot carrier resistance in 3.3 V input/output CMOS devices has been performed by utilizing phosphorus transient enhanced diffusion (TED). Hot carrier effects in hybrid arsenic/phosphorus LDD nMOSFET's with and without TED are characterized comprehensively. Our result shows that the substrate current in a nMOSFET with phosphorus TED can be substantially reduced, as compared to the one without TED. The reason is that the TED effect can yield a more graded n LDD doping profile and thus a smaller lateral electric field. Further improvement of hot carrier reliability can be achieved by optimizing arsenic implant energy. Secondary ion mass spectrometry analysis for TED effect and two-dimensional (2-D) device simulation for electric field and current flow distributions have been conducted. The phosphorus TED effects on transistor driving current and off-state leakage current are also investigated.
I. INTRODUCTION

I
NPUT/OUTPUT (I/O) devices with higher operation voltage are demanded along with high-performance and low-voltage core devices in today's CMOS technology. This requirement has stimulated considerable efforts toward the development of dual gate-oxide process, i.e., thinner gate oxide for core devices and thicker gate oxide for I/O devices. To minimize processing cost, I/O devices and core devices usually share the same substrate architecture, thus eliminating the need for extra well photo mask. Short channel effect (SCE) has been a major limiting factor for core device design. Super-steep retrograde channel, shallow source/drain junction, and pocket implants are necessitated to achieve better control of short channel effect [1] - [3] . These process schemes, however, are detrimental to device hot carrier reliability [4] . In core devices, hot carrier effects can be relieved by using reduced supply voltage V whereas hot carrier reliability in I/O devices becomes a major challenge in dual gate-oxide process.
The design and the fabrication procedure of a lightly doped drain (LDD) are important to I/O device reliability. A hybrid arsenic/phosphorus (As/P) LDD structure is currently adopted for high voltage I/O transistors [5] . Due to the low diffusivity, arsenic is preferred in forming shallow junctions with a steep doping distribution. On the other side, the abruptness of the arsenic junction increases the peak electric field in the channel and deteriorates hot carrier resistance. The use of phosphorus in LDD implant can help grading the n LDD doping profile and results in a smaller electric field. By modifying the phosphorus diffusion behavior, one can further improve device hot carrier reliability. In this paper, it is our intention to optimize the arsenic/phosphorus LDD doping profiles by utilizing an enhanced phosphorus diffusion mechanism.
It has been reported that supersaturated silicon interstitials can be introduced during source/drain extension and pocket implants, which give rise to anomalous transient enhanced diffusion (TED) in the early stage of the subsequent thermal cycle [6] . The diffusivity enhancement can be orders of magnitude higher than the intrinsic value [7] . In order to ensure a desired dopant profile in pocket and S/D extension regions in core devices, rapid thermal anneal (RTA) prior to sidewall spacer formation is necessary to suppress the TED effects [8] , [9] . On the contrary, phosphorus TED effect [10] , [11] is advantageous in certain aspects in I/O devices since it can grade the n LDD doping profile and improves hot carrier reliability [12] . A comprehensive study of the phosphorus TED effects on the n junction profile, hot carrier reliability, driving current and off-state leakage current in I/O devices will be performed. Various As/P LDD nMOSFET's with and without TED are fabricated. Effects of arsenic LDD implant energy are investigated. SIMS analysis and two-dimensional (2-D) device simulation are also conducted. (Table I) . In process A, RTA is applied after S/D extension and pocket implants for core devices and the As/P LDD implant for I/O devices. In process B, the sequence of the As/P LDD implant and RTA is reversed and other steps are the same. It should be noted that the I/O devices in process B will have phosphorus TED during subsequent nitride spacer deposition but core devices in process A and B have exactly the same fabrication procedures. The nitride spacer deposition temperature and time are 750 C and 2 hours respectively. Four kinds of I/O devices are fabricated with the two processes. Device A1 is made with process A and device B1 is with process B. Device A2 is the same as device A1 except that the phosphorus dosage is increased by 20%. Device B2 is the same as device B1 except for arsenic implant energy being two times higher. All the samples have a gate oxide thickness of 70 . The gate length is from 0.26 m to 0.5 m. The supply voltage for the I/O devices is 3.3 V.
III. RESULTS & DISCUSSION
A. Effects of Phosphorus TED
The SIMS result of the phosphorus doping profiles after all of processes in A1, A2, and B1 devices are drawn in Fig. 1 . The -axis in the figure denotes the depth in substrate. Device B1 apparently has a more graded phosphorus doping profile than A1 and A2 due to TED. Note that adding phosphorus dose (device A2) simply increases the doping level, but does not affect the slope of the profile. The phosphorus TED effect on substrate current in a 0.35 m gate-length device is shown in Fig. 2 . The measurement drain bias is 3.6 V (10% above the supply voltage for over-stress). Devices A1 and A2 (without TED) have nearly the same substrate current while device B1 (with TED) has a smaller substrate current. The substrate current reduction is nearly 30%. This remarkable reduction is in agreement with the SIMS profile in Fig. 1 . The simulation result from MEDICI [13] in the inset of Fig. 2 also confirms a smaller lateral electric field in device B1. From the result, it can be concluded that phosphorus TED can be utilized as a more effective approach to improving hot carrier resistance, as compared to other methods such as a straight phosphorus dose change. In Fig. 3 , we present the stress-time dependence of hot carrier transconductance degradation in the three devices. The stress is performed in a maximum condition, i.e., V and V for accelerated degradation. All the devices exhibit a power-law degradation rate. The power factor is about 0.4. The hot carrier lifetime, defined as 10% degradation, is 360 s for device A1 and 1000 s for device B1. Thus, an improvement of hot carrier lifetime by three times is obtained in device B1 owing to the phosphorus TED.
The phosphorus TED effect in different gate length devices is examined in Fig. 4 .
is normalized to the source current in the figure. Evidently, device B exhibits smaller for gate lengths from 0.26 m to 0.5 m. The current driving capability of the three devices is also compared. For a 0.35 m device, the drain saturation current in device B1 is slightly larger than in device A1 for two reasons; First, the effective channel length in device B1 is shorter due to TED. The extracted effective channel length is 0.289 m and 0.267 m for device A1 and B1 respectively. Secondly, the LDD series resistance is dominated by arsenic implant condition and is therefore not affected by the phosphorus doping profile. In Fig. 5 , maximum is plotted against for various gate lengths. It should be mentioned that phosphorus TED has minimal adverse effect on off-state drain leakage current . For example, the measured drain leakage current in a 0.35 m device at V and V is 0.23 pA m in device A1, 0.26 pA m in device B1 and 0.29 pA m in device A2. versus characteristics for the three devices of various gate lengths is plotted in Fig. 6 . Threshold voltage roll-off characteristics is also examined in Fig. 7 . No significant difference is observed for a gate length down to 0.3 m. 
B. Optimization of Arsenic Implant
Based on prior work [5] , increasing the arsenic dose in hybrid LDD aggravates hot carrier reliability because of a more abrupt junction. In this work, due to a deeper phosphorus junction caused by phosphorus TED, we can increase arsenic implant energy for further optimization. Device B2 is fabricated with two times higher arsenic implant energy than B1. Further reduction of is demonstrated in Fig. 8 . Fig. 9 compares the current path and the electric field contours in B1 and B2 obtained from a 2-D simulation. The shaded area represents an avalanche region with impact ionization rate cm s . In Device B2, the high field region moves deeper into the substrate. The current path is therefore separated from the high field region, thus leading to a smaller avalanche region than in device B1. As a result, better hot carrier reliability can be obtained by higher arsenic implant energy. The hybrid LDD junction depth is still determined by the phosphorus profile although arsenic implant energy is higher. No obvious degradation of roll-off characteristics is found down to gate length of 0.3 m.
IV. CONCLUSION
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